Everything Engineering
Login:   Password:
Not Register?    Sign Up NOW!
Date: 22 November 2008
Google
 
First Clock Multiplier to Provide Any-Rate Frequency Synthesis : Silicon Laboratories
Category: Type:

 First Clock Multiplier to Provide Any-Rate Frequency Synthesis : Silicon Laboratories


First Clock Multiplier to Provide Any-Rate Frequency Synthesis : Silicon Laboratories

:: 27 March, 2007

Silicon Laboratories Inc. (Nasdaq: SLAB), a leader in high-performance, analog-intensive, mixed-signal ICs, today announced the industry’s first jitter-attenuating clock multiplier IC that generates any output frequency from any input frequency with 0.3 picosecond jitter performance. The Si53xx Any-Rate Precision Clocks product family features nine devices leveraging Silicon Laboratories’ proven DSPLL® technology to offer the industry’s broadest portfolio of reconfigurable, frequency-agile precision clock sources. The Si53xx any-rate capability addresses a wide range of high-performance applications including next-generation networking, telecommunications, wireless base stations, test and measurement, HDTV video and high-speed data acquisition.

About product:
Silicon Laboratories' any-rate precision clocks provide clock multiplication, jitter attenuation, and clock distribution in high performance timing applications requiring sub 1 ps jitter performance. The devices accept multiple clock inputs ranging from 2 kHz to 710 MHz and generate multiple independent, synchronous clock outputs ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz
Microprocessor-controlled devices provide virtually any frequency translation combination across this operating range. For ease of use, pin controlled devices are preconfigured to support popular SONET/SDH, Ethernet, Fibre Channel, and HDTV frequencies. The any-rate precision clocks are based on Silicon Labs' 3rd-generation DSPLL® technology, which provides any-rate frequency synthesis and 0.3 ps rms jitter performance in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components.

The DSPLL loop bandwidth is digitally programmable from 60 Hz to 8.4 kHz, providing jitter performance optimization at the application level. Devices are offered in two package options: a 6x6 mm 36-lead QFN for devices with 1 or 2 clock outputs and a 14x14 mm 100-lead TQFP for products with 5 clock outputs. Given their frequency flexibility and outstanding jitter performance, Silicon Labs any-rate precision clocks are ideal for providing clock multiplication, jitter attenuation and clock distribution in high-performance timing

In picture:
1.any-rate precision clocks
2.Si5326 Block Diagram

Media contact:

Silicon Laboratories' Public Relations department:
Email: PR@silabs.com
Phone: 512.416.8500

Release link: http://www.silabs.com/tgwWebApp/public/web_content/news/cnews/en/index.htm

Recommend this news

       0 Stars0 Stars0 Stars0 Stars0 Stars

Latest comments

Add comment

Full Name *
Email address *
Location
Your Comments *

 
Home | Members.Benefit | Privacy.Policy | Bookmark.This.Page | Contact.Us
© 2006 - 2007 4engr. All Rights reserved |Recommended Engineering Sites:| Center for Respect of Life and Environment | Internet Dictionary|Enginering intent(Engineering Events) | Map Archive