Everything Engineering
Login:   Password:
Not Register?    Sign Up NOW!
Date: 20 November 2008
Google
 
65 nm multistandard HDD IP
Category: Type:

Related press releases

Related research

65 nm multistandard HDD IP

:: 02 May, 2007

STMicroelectronics NV has extended its portfolio of intellectual property (IP) with the sampling of 65-nanometer serial-interface MIPHY (Multi Interface Physical Layer) IP. The company is preparing for the migration of system-on-chip (SoC) products to 65-nm technology.

STMicroelectronics (Geneva, Switzerland) said the macro-cell aims to be integrated with other functions into low power SoC devices supporting both 3Gbps and 6Gbps Serial ATA (SATA) hard disk drives for mobile and desktop computing applications.

The proven IP, claimed ST, will minimize the time-to-market for new products and reduce the development cost of new ASICs. Beside, the multistandard capabilities (SATA Gen1, Gen2 and Gen3) of the macro-cell aims to accelerate design validation for different markets and to yield the benefit of larger scale volume production while reducing costs for manufacturers by optimizing their engineering resources, said the company in a statement.

ST said its MIPHY IP block represents a significant enhancement to the 90-nm PHY as the company claims it achieves a 35-percent reduction in die size and 30-percent reduction in power over the previous-generation IP.

“The release of the industry’s first 65nm MiPHY gives our customers what they need: an optimized solution for the fastest growing disk drive segment,” declared Roberto Fantechi, general manager of ST’s Data Storage division, in a statement.

Release link: http://www.eetimes.eu/199203138

Recommend this news

       0 Stars0 Stars0 Stars0 Stars0 Stars

Latest comments

Add comment

Full Name *
Email address *
Location
Your Comments *

 
Home | Members.Benefit | Privacy.Policy | Bookmark.This.Page | Contact.Us
© 2006 - 2007 4engr. All Rights reserved |Recommended Engineering Sites:| Center for Respect of Life and Environment | Internet Dictionary|Enginering intent(Engineering Events) | Map Archive